

# **STK14D88**

# 32K x 8 $AutoStore^{TM}$ nvSRAM $QuantumTrap^{TM}$ CMOS Nonvolatile Static RAM

#### **FEATURES**

- 25ns, 35ns and 45ns Access Times
- "Hands-off" Automatic STORE on Power Down with only a small capacitor
- STORE to QuantumTrap<sup>™</sup> Nonvolatile Elements is Initiated by Software, device pin or AutoStore<sup>™</sup> on Power Down
- RECALL to SRAM Initiated by Software or Power Restore
- Unlimited READ, WRITE and RECALL Cycles
- 5mA Typical I<sub>CC</sub> at 200ns Cycle Time
- 1,000,000 STORE Cycles to QuantumTrap™
- 100-Year Data Retention to QuantumTrap™
- Single 3V +20%, -10% Operation
- Commercial and Industrial Temperatures
- SSOP and SOIC Packages
- RoHS Compliance

#### **DESCRIPTION**

The Simtek STK14D88 is a fast static RAM with a nonvolatile element in each memory cell. The embedded nonvolatile elements incorporate Simtek's QuantumTrap™ technology producing the world's most reliable nonvolatile memory. The SRAM provides unlimited read and write cycles. while independent, nonvolatile data resides in the highly reliable  $QuantumTrap^{TM}$  cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power down. On power up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.

#### **BLOCK DIAGRAM**






Figure 1. Block Diagram

#### **PACKAGES**





32 Pin SOIC





Relative PCB area usage. See website for detailed package size specifications.

## **PIN DESCRIPTIONS**

Pin Name	I/O	Description
$A_{14} - A_0$	Input	Address: The 15 address inputs select one of 32,752 bytes in the nvSRAM array.
DQ <sub>7</sub> –DQ <sub>0</sub>	I/O	Data: Bi-directional 8-bit data bus for accessing the nvSRAM.
E	Input	Chip Enable: The active low E input selects the device.
W	Input	Write Enable: The active low W enables data on the DQ pins to be written to the address location latched by the falling edge of E .
G	Input	Output Enable: The active low $\overline{G}$ input enables the data output buffers during read cycles. De-asserting $\overline{G}$ high causes the DQ pins to tri-state.
V <sub>CC</sub>	Power Supply	Power 3.0V +20%, -10%
HSB	I/O	Hardware Store Busy: When low this output indicates a Hardware Store is in progress. When pulled low external to the chip it will initiate a nonvolatile STORE operation. A weak internal pull up resistor keeps this pin high if not connected. (Connection Optional)
V <sub>CAP</sub>	Power Supply	Autostore Capacitor: Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile elements.
V <sub>SS</sub>	Power Supply	Ground
(Blank)	No Connect	Unlabeled pins have no internal connection.

# **ABSOLUTE MAXIMUM RATINGS**<sup>a</sup>

DC Output Current (1 output at a time, 1s duration)

Power Supply Voltage -0.5V to +4.1V Voltage on Input Relative to  $V_{\text{SS}}$ -0.5V to  $(V_{CC} + 0.5V)$ Voltage on Outputs -0.5V to  $(V_{CC} + 0.5V)$ Temperature under Bias -55°C to 125°C Junction Temperature -55°C to 140°C Storage Temperature -65°C to 150°C Power Dissipation

1W

15mA

Notes a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a

stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Package Thermal Characteristics see website: <a href="http://www.simtek.com/">http://www.simtek.com/</a>

## DC CHARACTERISTICS

		Comr	nercial	Indu	strial		
Symbol	Parameter	MIN	MAX	MIN	MAX	Units	Notes
I <sub>CC1</sub>	Average V <sub>CC</sub> Current		65 55 50		70 60 55	mA mA mA	t <sub>AVAV</sub> = 25ns t <sub>AVAV</sub> = 35ns t <sub>AVAV</sub> = 45ns Dependent on output loading and cycle rate. Values obtained without output loads.
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE		3		3	mA	All Inputs Don't Care, V <sub>CC</sub> = max Average current for duration of STORE cycle (t <sub>STORE</sub> ).
	Average V <sub>CC</sub> Current at t <sub>AVAV</sub> = 200ns						≥ (V <sub>CC</sub> – 0.2V)
I <sub>CC3</sub>	3V, 25°C, Typical		5		5	mA	All Others Inputs Cycling, at CMOS Levels. Dependent on output loading and cycle rate. Values obtained without output loads.
I <sub>CC4</sub>	Average V <sub>CAP</sub> Current during AutoStore <sup>TM</sup> Cycle		3		3	mA	All Inputs Don't Care Average current for duration of STORE cycle (t <sub>STORE</sub> ).
I <sub>SB</sub>	V <sub>CC</sub> Standby Current  (Standby, Stable CMOS Input Levels)		2		2	mA	$\overline{E} \ge (V_{CC} - 0.2V)$ All Others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$ Standby current level after nonvolatile cycle is complete.
I <sub>ILK</sub>	Input Leakage Current		±1		±1	μА	V <sub>CC</sub> = max V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>
I <sub>OLK</sub>	Off-State Output Leakage Current		±1		±1	μA	$\begin{aligned} & V_{\text{IN}} = V_{\text{SS}} \text{ to } V_{\text{CC}} \\ & V_{\text{CC}} = \text{max} \\ & V_{\text{IN}} = V_{\text{SS}} \text{ to } V_{\text{CC}},  \overline{E}  \text{or}  \overline{G} \geq V_{\text{IH}} \end{aligned}$
V <sub>IH</sub>	Input Logic "1" Voltage	2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	٧	All Inputs
V <sub>IL</sub>	Input Logic "0" Voltage	V <sub>SS</sub> - 0.5	0.8	V <sub>SS</sub> - 0.5	0.8	V	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		٧	I <sub>OUT</sub> = -2mA
$V_{OL}$	Output Logic "0" Voltage		0.4		0.4	V	I <sub>OUT</sub> = 4mA
T <sub>A</sub>	Operating Temperature	0	70	-40	85	°C	
$V_{CC}$	Operating Voltage	2.7	3.6	2.7	3.6	V	3.0V +20%, -10%
$V_{CAP}$	Storage Capacitor	17	120	17	120	μF	Between Vcap pin and Vss, 5V rated.

# **AC TEST CONDITIONS**

Input Pulse Levels		0V to 3V
Input Rise and Fall Times Input and Output Timing Refe		≤ 5ns
Input and Output Timing Refe	rence Levels	1.5V
Output Load	See Figure 2	and Figure 3

# **CAPACITANCE**<sup>b</sup>

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS	
C <sub>IN</sub>	Input Capacitance	7	pF	$\Delta V = 0$ to 3V	
Соит	Output Capacitance	7	pF	$\Delta V = 0$ to 3V	

Notes

b: These parameters are guaranteed but not tested




Figure 2. AC Output Loading




Figure 3. AC Output Loading, for tristate specs (  $t_{HZ},\,t_{LZ},\,t_{WLQZ},\,t_{WHQZ},\,t_{GLQX},\,t_{GHQZ}$  )


# **SRAM READ CYCLES #1 & #2**

NO.		SYMBO	LS	PARAMETER	STK14	D88-25	STK14	D88-35	STK14D88-45		UNITS
	#1	#2	Alt.	]	MIN	MAX	MIN	MAX	MIN	MAX	00
1		t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		25		35		45	ns
2	t <sub>AVAV</sub> c	t <sub>AVAV</sub> c	t <sub>RC</sub>	Read Cycle Time	25		35		45		ns
3	$t_{AVQV}^{d}$		t <sub>AA</sub>	Address Access Time		25		35		45	ns
4		$t_{\text{GLQV}}$	t <sub>OE</sub>	Output Enable to Data Valid		12		15		20	ns
5	t <sub>AXQX</sub> <sup>d</sup>		t <sub>OH</sub>	Output Hold after Address Change	3		3		3		ns
6		t <sub>ELQX</sub>	t <sub>LZ</sub>	Chip Enable to Output Active	3		3		3		ns
7		t <sub>EHQZ</sub> e	t <sub>HZ</sub>	Chip Disable to Output Inactive		10		13		15	ns
8		$t_{GLQX}$	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		ns
9		t <sub>GHQZ</sub> e	t <sub>OHZ</sub>	Output Disable to Output Inactive		10		13		15	ns
10		t <sub>ELICC</sub> <sup>b</sup>	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		ns
11		t <sub>EHICC</sub> <sup>b</sup>	t <sub>PS</sub>	Chip Disable to Power Standby		25		35		45	ns


#### Notes

- c: W must be high during SRAM READ cycles
- d: Device is continuously selected with  $\overline{\ E\ }$  and  $\overline{\ G\ }$  both low
- e: Measured  $\pm$  200mV from steady state output voltage
- f: HSB must remain high during READ and WRITE cycles.

# SRAM READ CYCLE #1: Address Controlled c,d,f



# SRAM READ CYCLE #2: E Controlled<sup>c,f</sup>




# **SRAM WRITE CYCLES #1 & #2**


NO.	SYMBOLS			PARAMETER	STK14	STK14D88-25		STK14D88-35		STK14D88-45	
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>wc</sub>	Write Cycle Time	25		35		45		ns
13	t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	20		25		30		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	20		25		30		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	10		12		15		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold after End of Write	0		0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	20		25		30		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold after End of Write	0		0		0		ns
20	t <sub>WLQZ</sub> e,g		t <sub>wz</sub>	Write Enable to Output Disable		10		13		15	ns
21	t <sub>WHQX</sub>		t <sub>ow</sub>	Output Active after End of Write	3		3		3		ns

Notes

# SRAM WRITE CYCLE #1: W Controlled h,f



# SRAM WRITE CYCLE #2: E Controlled<sup>h,f</sup>



g: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the outputs remain in the high-impedance state. h:  $\overline{E}$  or  $\overline{W}$  must be  $\geq V_{IH}$  during address transitions.

# **MODE SELECTION**

E	w	G	A <sub>13</sub> - A <sub>0</sub>	MODE	1/0	POWER	NOTES
Н	Х	Х	Х	Not Selected	Output High Z	Standby	
L	Н	L	Х	Read SRAM	Output Data	Active	
L	L	Х	Х	Write SRAM	Input Data	Active	
L	н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x03F8	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Autostore Disable	Output Data	Active	i, j, k
L	н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x07F0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Autostore Enable	Output Data Output Data Output Data Output Data Output Data Output Data	Active	i, j, k
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x3O3F 0x0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Store	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active	i, j, k
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active	i, j, k

#### Notes

i: The six consecutive addresses must be in the order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.

j: While there are 15 addresses on the STK14D88, only the lower 14 are used to control software modes


k: I/O state depends on the state of  $\overline{G}$  . The I/O table shown assumes  $\overline{G}$  low.

# AutoStore™ /POWER-UP RECALL

NO.	SYMBO	DLS	PARAMETER	STK1	4D88	UNITS	NOTES
NO.	Standard	Alternate		MIN	MAX	ONITS	
22	t <sub>HRECALL</sub>		Power-up RECALL Duration		20	ms	I
23	t <sub>STORE</sub>	t <sub>HLHZ</sub>	STORE Cycle Duration		12.5	ms	m
24	V <sub>SWITCH</sub>		Low Voltage Trigger Level	2.55	2.65	>	
25	t <sub>VCCRISE</sub>		V <sub>CC</sub> Rise Time	150		μs	

#### Notes

it t<sub>HRECALL</sub> starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub> m: If an SRAM WRITE has not taken place since the last nonvolatile cycle, no *STORE* will take place



Note: Read and Write cycles will be ignored during STORE, RECALL and while  $V_{CC}$  is below  $V_{SWITCH}$ .


# SOFTWARE-CONTROLLED STORE/RECALL CYCLE<sup>n,o</sup>

		SYMBOLS	;		STK14	STK14D88-25 STK1		D88-35	STK14	STK14D88-45		
NO.	E	G	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
26	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>RC</sub>	STORE/RECALL Initiation Cycle Time	25		35		45		ns	0
27	t <sub>AVEL</sub>	t <sub>AVGL</sub>	t <sub>AS</sub>	Address Set-up Time	0		0		0		ns	
28	t <sub>ELEH</sub>	t <sub>GLGH</sub>	t <sub>CW</sub>	Clock Pulse Width	20		25		30		ns	
29	t <sub>ELAX</sub>	t <sub>GLAX</sub>		Address Hold Time	20		20		20		ns	
30	t <sub>RECALL</sub>	t <sub>RECALL</sub>		RECALL Duration		40		40		40	μs	


#### Notes

- n: The software sequence is clocked with  $\overline{\mathsf{E}}$  controlled READs or  $\overline{\mathsf{G}}$  controlled READs.
- o: The six consecutive addresses must be read in the order listed in the Mode Selection Table. W must be high during all six consecutive cycles.

# SOFTWARE STORE/RECALL CYCLE: E Controlled°



# SOFTWARE STORE/RECALL CYCLE: G Controlled°




# HARDWARE STORE CYCLE

NO.	SYMBOLS		PARAMETER	STK	14D88	UNITS	NOTES
NO.	Standard	Alternate	FARAMETER	MIN	MAX	ONITS	NOTES
31	t <sub>DELAY</sub>	t <sub>HLQZ</sub>	Time Allowed to Complete SRAM Cycle	1		μs	р
32	t <sub>HLHX</sub>		Hardware STORE Pulse Width	15		ns	
33	t <sub>HLBL</sub>		Hardware STORE Low to STORE Busy		300	ns	

Notes

# HARDWARE STORE CYCLE



10

p: Read and Write cycles in progress before HSB is asserted are given this amount of time to complete.

## **DEVICE OPERATION**

## nvSRAM

The STK14D88 nvSRAM is made up of two functional components paired in the same physical cell. These are a SRAM memory cell and a nonvolatile QuantumTrap™ cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM can be transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture allows all cells to be stored and recalled in parallel. During the STORE and RECALL operations SRAM READ and WRITE operations are inhibited. The STK14D88 supports unlimited reads and writes just like a typical SRAM. In addition, it provides unlimited RECALL operations from the nonvolatile cells and up to 1 million STORE operations.

#### **SRAM READ**

The STK14D88 performs a READ cycle whenever  $\overline{\mathbb{E}}$  and  $\overline{\mathbb{G}}$  are low while  $\overline{\mathbb{W}}$  and  $\overline{\mathbb{HSB}}$  are high. The address specified on pins A<sub>14-0</sub> determines which of the 32,752 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{AVQV}$  (READ cycle #1). If the READ is initiated by  $\overline{\mathbb{E}}$  or  $\overline{\mathbb{G}}$ , the outputs will be valid at  $t_{ELQV}$  or at  $t_{GLQV}$ , whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the  $t_{AVQV}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{\mathbb{E}}$  or  $\overline{\mathbb{G}}$  is brought high, or  $\overline{\mathbb{W}}$  or  $\overline{\mathbb{HSB}}$  is brought low.




Figure 4: AutoStore<sup>™</sup> Mode

#### SRAM WRITE

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are low and  $\overline{HSB}$  is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes high at the end of the cycle. The data on the common I/O pins DQ<sub>0-7</sub> will be written into the memory if it is valid  $t_{DVWH}$  before the end of a  $\overline{W}$  controlled WRITE or  $t_{DVEH}$  before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{G}$  is left low, internal circuitry will turn off the output buffers  $t_{WI,OZ}$  after  $\overline{W}$  goes low.

# **AutoStore™ OPERATION**

The STK14D88 stores data to nvSRAM using one of three storage operations. These three operations are Hardware Store, activated by  $\overline{\mbox{HSB}}$ , Software Store, actived by an address sequence, and  $AutoStore^{\mbox{\tiny TM}}$ , on device power down.

AutoStore™ operation is a unique feature of Simtek QuantumTrap™ technology and is enabled by default on the STK14D88.

During normal operation, the device will draw current from Vcc to charge a capacitor connected to the Vcap pin. This stored charge will be used by the chip to perform a single STORE operation. If the voltage on the Vcc pin drops below Vswitch, the part will automatically disconnect the Vcap pin from Vcc. A STORE operation will be initiated with power provided by the Vcap capacitor.

Figure 4 shows the proper connection of the storage capacitor (Vcap) for automatic store operation. Refer to the DC CHARACTERISTICS table for the size of Vcap. The voltage on the Vcap pin is driven to 5V by a charge pump internal to the chip. A pull up should be placed on  $\overline{\mathbb{W}}$  to hold it inactive during power up.

To reduce unneeded nonvolatile stores,  $AutoStore^{TM}$  and Hardware Store operations will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation has taken place. The  $\overline{HSB}$  signal can be monitored by the system to detect an  $AutoStore^{TM}$  cycle is in progress.

# HARDWARE STORE ( HSB ) OPERATION

The STK14D88 provides the  $\overline{\mbox{HSB}}$  pin for controlling and acknowledging the STORE operations. The HSB pin can be used to request a hardware STORE cycle. When the  $\overline{\mbox{HSB}}$  pin is driven low, the STK14D88 will conditionally initiate a STORE operation after  $t_{DELAY}$ . An actual STORE cycle will only begin if a WRITE to the SRAM took place since the last STORE or RECALL cycle. The  $\overline{\mbox{HSB}}$  pin also acts as an open drain driver that is internally driven low to indicate a busy condition while the STORE (initiated by any means) is in progress.

SRAM READ and WRITE operations that are in progress when  $\overline{\mbox{HSB}}$  is driven low by any means are given time to complete before the STORE operation is initiated. After  $\overline{\mbox{HSB}}$  goes low, the STK14D88 will continue SRAM operations for  $t_{DELAY}$ . During  $t_{DELAY}$ , multiple SRAM READ operations may take place. If a WRITE is in progress when  $\overline{\mbox{HSB}}$  is pulled low it will be allowed a time,  $t_{DELAY}$ , to complete. However, any SRAM WRITE cycles requested after  $\overline{\mbox{HSB}}$  goes low will be inhibited until  $\overline{\mbox{HSB}}$  returns high.

During any *STORE* operation, regardless of how it was initiated, the STK14D88 will continue to drive the HSB pin low, releasing it only when the *STORE* is complete. Upon completion of the *STORE* operation the STK14D88 will remain disabled until the HSB pin returns high.

If HSB is not used, it should be left unconnected.

# HARDWARE *RECALL* (POWER-UP)

During power up, or after any low-power condition ( $V_{\rm CC}$  <  $V_{\rm SWITCH}$ ), an internal *RECALL* request will be latched. When  $V_{\rm CC}$  once again exceeds the sense voltage of  $V_{\rm SWITCH}$ , a *RECALL* cycle will automatically be initiated and will take  $t_{\rm HRECALL}$  to complete.

#### SOFTWARE STORE

Data can be transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK14D88 software STORE cycle is initiated by executing sequential  $\overline{E}$  controlled READ cycles from six specific address locations in exact order. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. Once a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for *STORE* initiation, it is important that no other READ or WRITE accesses intervene in the sequence, or the sequence will be aborted and no *STORE* or *RECALL* will take place.

To initiate the software *STORE* cycle, the following READ sequence must be performed:

1.	Read address	0x0E38	Valid READ
2.	Read address	0x31C7	Valid READ
3.	Read address	0x03E0	Valid READ
4.	Read address	0x3C1F	Valid READ
5.	Read address	0x303F	Valid READ
6.	Read address	0x0FC0	Initiate STORE cycle

The software sequence may be clocked with  $\overline{\epsilon}$  controlled READs or  $\overline{\epsilon}$  controlled READs.

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that  $\overline{\ _{G}}$  be low for the sequence to be valid. After the  $t_{STORE}$  cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

## **SOFTWARE RECALL**

Data can be transferred from the nonvolatile memory to the SRAM by a software address sequence. A software *RECALL* cycle is initiated with a sequence of READ operations in a manner similar to the software *STORE* initiation. To initiate the *RECALL* cycle, the following sequence of  $\overline{E}$  controlled READ operations must be performed:

1.	Read address	0x0E38	Valid READ
2.	Read address	0x31C7	Valid READ
3.	Read address	0x03E0	Valid READ
4.	Read address	0x3C1F	Valid READ
5.	Read address	0x303F	Valid READ
6.	Read address	0x0C63	Initiate RECALL cycle

Internally, RECALL is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time the SRAM will once again be ready for READ and WRITE operations. The RECALL operation in no way alters the data in the nonvolatile elements.

# PREVENTING AUTOSTORETM

The *AutoStore*™ function can be disabled by initiating an *AutoStore Disable* sequence. A sequence of read operations is performed in a manner similar to the software *STORE* initiation. To initiate the *AutoStore Disable* sequence, the following sequence of E controlled read operations must be performed:

1.	Read address	0x0E38	Valid READ
2.	Read address	0x31C7	Valid READ
3.	Read address	0x03E0	Valid READ
4.	Read address	0x3C1F	Valid READ
5.	Read address	0x303F	Valid READ
6.	Read address	0x03F8	AutoStore Disable

The  $AutoStore^{TM}$  can be re-enabled by initiating an AutoStore Enable sequence. A sequence of read operations is performed in a manner similar to the software RECALL initiation. To initiate the AutoStore Enable sequence, the following sequence of  $\overline{E}$  controlled read operations must be performed:

1.	Read address	0x0E38	Valid READ
2.	Read address	0x31C7	Valid READ
3.	Read address	0x03E0	Valid READ
4.	Read address	0x3C1F	Valid READ
5.	Read address	0x303F	Valid READ
6.	Read address	0x07F0	AutoStore Enable

If the  $AutoStore^{TM}$  function is disabled or re-enabled a manual STORE operation (Hardware or Software) needs to be issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with  $AutoStore^{TM}$  enabled.

#### **DATA PROTECTION**

The STK14D88 protects data from corruption during low-voltage conditions by inhibiting all externally initiated STORE and WRITE operations. The low-voltage condition is detected when  $V_{\text{CC}} < V_{\text{SWITCH}}$ .

If the STK14D88 is in a WRITE mode (both  $\overline{E}$  and  $\overline{W}$  low ) at power-up, after a *RECALL*, or after a STORE, the WRITE will be inhibited until a negative transition on  $\overline{E}$  or  $\overline{W}$  is detected. This protects against inadvertent writes during power up or brown out conditions.

#### NOISE CONSIDERATIONS

The STK14D88 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately  $0.1\mu F$  connected between  $V_{CC}$  and  $V_{SS}$ , using leads and traces that are as short as possible. As with all high-speed CMOS ICs, careful routing of power, ground and signals will reduce circuit noise.

#### LOW AVERAGE ACTIVE POWER

CMOS technology provides the STK14D88 this the benefit of drawing significantly less current when it is cycled at times longer than 50ns. Figure 5 shows the relationship between  $I_{\rm CC}$  and READ/WRITE cycle time. Worst-case current consumption is shown for commercial temperature range,  $V_{\rm CC}$  = 3.6V, and chip enable at maximum frequency. Only standby current is drawn when the chip is disabled. The overall average current drawn by the STK14D88 depends on the following items:

- 1. The duty cycle of chip enable.
- 2. The overall cycle rate for accesses.
- 3. The ratio of READs to WRITEs.
- 4. The operating temperature.
- 5. The V<sub>CC</sub> level.
- 6. I/O loading.





Figure 5 Current vs. Cycle time

## ORDERING INFORMATION



# **Document Revision History**

Revision	Date	Summary
1.0	December 2004	Initial Revision
1.1	February 2005	Part Number changed to STK14D88 from STK14D88-3
1.2 April 2005 Fixed Number of pins typographical error, "R" package on Order Information Page Corrected to 48 pins from incorrect value of 40.		

SIMTEK STK14D88 Data Sheet, April 2005

Copyright 2005, Simtek Corporation. All rights reserved.

This datasheet may only be printed for the express use of Simtek Customers. No part of this datasheet may be reproduced in any other form or means without express written permission from Simtek Corporation. The information contained in this publication is believed to be accurate, but changes may be made without notice. Simtek does not assume responsibility for, or grant or imply any warranty, including MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE regarding this information, the product or its use. Nothing herein constitutes a license, grant or transfer of any rights to any Simtek patent, copyright, trademark or other proprietary right.